Device Structure
8 Y/ I/ n: E4 S0 d% ?4 k' u◆ CMOS image sensor $ Y5 `' [0 t8 N! _
◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD 3 m6 i+ y8 R* W, Y# e
◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels
9 v* q8 k$ {# C2 t& V# Z◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels & [8 u, N) G% y! S- C, |+ R* K2 u
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels
; `9 x% |) X/ r% k# h7 G& k◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD
4 e# @; w6 b4 h0 P5 R% x◆ Unit cell size 3.45 µm (H) × 3.45 µm (V) ! e& j& C; r" [
◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels
* m$ H2 |8 n( X5 W( f- ^◆ Substrate material Silicon0 z) L/ s6 w$ E7 E5 s8 @
( s9 v" c: I4 B4 J6 N" [) H. L: F, o* O! H
Features $ N1 t- N5 C, u! J% g8 W
◆ CMOS active pixel type dots
/ R7 X2 o }0 w& D5 k z7 s◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit ( G5 C' {, V7 B# |
◆ Global shutter function
' [2 [% [* G' J2 h) t◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz
* U& I0 J5 g( a6 v4 K- c9 N◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels
, Y2 t: Q4 F2 @6 nReadout mode
" [7 E; \- A. @8 T# |2 J4 n& LAll-pixel scan mode 3 d" ?3 W# @9 H$ k
1080p-Full HD readout mode
+ R3 q2 g5 J4 F. \Vertical / Horizontal 1 / 2 Subsampling mode 9 q" o. C: o8 I! b5 `
Vertical 2-pixel FD Binning mode ROI mode 0 ]: z X$ N* b% d! r( W. T( ?: G
Vertical / Horizontal‐Normal / Inverted readout mode
' m3 {3 s# a* @! s- _: [◆ Readout rate 2 G8 P8 `! H$ u- e
Maximum frame rate in 2 ]" h9 E( O+ w" n7 ?3 d
All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s , [: A/ W; v+ E# L& K
◆ Variable-speed shutter function (resolution 1 H units) ( T0 f$ X8 K+ U
◆ 8-bit / 10-bit / 12-bit A/D converter 3 h6 J3 D- X# G0 J/ p# Y$ g( z
◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step) , L, p; S! o" O* M; G$ F
◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output
& u0 H. E, |* X, Y◆ Recommended lens F number: 2.8 or more (Close side) 0 T. {% r8 U; x$ r7 J: |
◆ Recommended exit pupil distance: –100 mm to –∞9 Q. n) j$ W h# `
9 L7 e# W! \% N2 ?
|
|
